EP 0 809 228 A2

(51) Int. Ct. 9: G09G 3/32, G09G 3/20

(11)

(22) Date of filing: 30.04.1997

(84) Designated Contracting States: DE FR GB

(30) Priority: 23.05.1996 US 652075

(71) Applicant: MOTOROLA, INC. Schaumburn, IL 60196 (US)

(72) Inventors: • Huang, Rong-Ting Gilbert, Artzona 85233 (US)


Wright, Phill
 Scottadale, Arizona 85260 (US)

Joseph, Eric D. Chandler, Arizona 85226 (US)

(74) Representative:
Gibson, Serah Jane et el
Botorota,
European Intelectual Property Operations,
Bidopoint,
Alencon Linit
Basingstoke, Hampshire RG21 7PL (GB) oint, con Link ngstoke, Hampshire RG21 7PL (GB)

(54) Drive device and method for scanning a monolithic integrated led array

(39) Divise deminds and interest of light emit-ing devices organized into a plurality of light emit-ting devices organized into a plurality of rows of first contacts and colorums of second contacts. Revelochum decoding witches (15, 12) each oxcelled to a number of invividual rowschums and to a number of revelochum activessed one of the colorum and the actives of the activessed one of devices involved me data lead (RPO-RSS, CO - CSS) for selecting a reveloclum decoding



Principly Rush Nove \$30 from

EP 0 809 228 A2

number of picets involved, high clock rates are involved in the shifting of data into and out of the memory. The high scan rates end high clock rates required, results in excessive dynamic power dissipation. Dispates eather disting two dimensional arrays, or metrices, of picels each containing one or more light entiting devices are very popular in the electronic field and especially in portable electronic and communication devices, because large emocration and communication devices, because large emocratic and to entitudy any location. One problem with these metrices is that each row (or column) of light entiting devices in the metric must be separately addressed and driven with a video or data driver.

Accordingly, it would be advantageous to be able to is manufacture displays, and especially color displays, with simpler and fewer data divers and with sever I/O terminals.

Trimina.

It is an object of the present invention to provide it and improved driven matrices of light emitting as rices using digital data drivers.

It is another object of the present invention to pro-e new and improved driven matrices of light emitting cince using lever otta drivers.

It is a further object of the present invention to pro-le matrix display and other circularly which utilizes loctarisally less power than squivalent prior art dis-tys.

tys.

It is still a further object of the present invention to sold improvements in decoding exhibites of mono-icomatices of LEDs.

R is still a further object of the present invention to protect LED displays which are less expensive, smaller,

ovide LED displays which is departed in sense of over the color of the present invention to so ovide LED displays which integrate decoding witches for column and now selection in a monolithic

integrated array.

It is still another object of the present invention to provide LED displays with reduced VO terminal count for column and row selection in LED matrices.

Brilly, to achieve he deshed objects of the Instant Investion in accordance with a preterred entrodiment thread provided is a metric including a plurality of light emiting devices organized rise a plurality of rows of link contests and columns of second contacts. Reverted investigations are second to a number of individual consolicuments and to a number of institution objects are second or an extreme of the number of individual rower/ordamns, and to an individual convolution and tast lead for selecting a condoctumen decod-ceredation data lead for selecting a condoctumen decod-

switch. In a preferred embodiment, the matrix and row and umn switches are integrated onto a common sub-site. Also, a programmable voltage source is coupled the column decoding switches by the column data

Brief Description of the Drawings

The loregoing and further and more specific objects and advantages of the instant Invention will become reachly apparent to those stilled in the art from the till-towing detailed description of a preferred embodiment thereof taken in conjunction with the drawings, in which:

FIG. 1 is a simplified block diagram illustrating a monolithic light entiting device (LED) array with driving circuits in accordance with the present

driving circuss in accountment with Businshimenton; FIG. 2 is a simplified block diagram which Businshiment or partially of LED array column decode switches; a plurality of LED array column decode switches; a fund table for the LED array column decode switches likutristic in FIG. 2; FIG. 4 likutristics a huth table for the LED array row decode switches; FIG. 5 is a schematic diagram Businshimen a single column decode switches either circust of the plurality of column decode switches illustrated in block form in FIG. 2: FIG. 5: a schematic diagram Bustraffor a single-column decode switch citized for plurally of col-umn decode switches Bustrated in block form in FIG. 2: FIG. 6: a schematic diagram Bustraffor an LED army row decode switch circuit. FIG. 7: a a schematic diagram Bustraffor an LED army with diving circuits give emiting device (LED) army with diving circuits of FIG. 1. FIG. 8 is a simplified cross-sectional view Bustraf-ing one embodiment of an epi-structure for a col-umn or one decode switch; and FIG. 9 is a simplified cross-sectional view Bustraf-ing another embodiment of an epi-structure for a column or new decode switch; and

Description of the Preferred Embodiment

Description of the Proteonal Embodiment

Unring more to the diswings in which the reference
characters indicate corresponding elements Proughout
the several views, attention is that directed to FIGA. It
which thissurates a light emitting device (LED) emity integrated circuit 10. Integrated circuit 10 includes an entry
11 of 240 by 144 elements designated pixels, each orawise an unique column and now electrical connection. It
will of course be understood that integrated direct 11 0 is
being utilized for purposes of this explanation and could
in tact include any of a large verifierty of entrys and specifically, ditherent numbers of columns and rows antifor
different lyses of devices.

As illustrated in this embodiment of the internal
invention, a phrastly of column decoder switches 12
comprise 60 column signals, CO through CSP, legal dipnet CO through CSD are designated as date signals
and who pairs of complimentary hiput displats. Ap. Rq.
A, and Rq. are designated as address signals each coltern decoder switch 12 is illustrated as hearing input sig-

EP 0 809 228 A2

Field of the Invention

The present invention relates, in general, to display devices, and more particularly, to a novel drive device to operating a display. More particularly, this invention relates to Light Enrichy Device (Lin) prays, and more specifically to a monosithic drive device integrated with an LED array.

Beckground of the Invention

Rectangued of the Invention

Mexit activessing techniques are well incomin in the art and have been utilized to control various types of displays such as light entiting diode displays, ligid control various types of displays such as light entiting elements or pixels include (FED) displays, Marbits addressing exhemes typically organize the light entiting elements or pixels in a number of rows and column tends are not an armother of rows and column services row and column tends provider so well as the interesting on the control of a particular owners, Burninstein, December of the provider of the control of the particular owners, and column tends provider as colored current plan the Includes the pixel to be Burninsteid. Choulty for driving an LED matrix display having rows and columns with a plurality of phasis, includes amongs with a certain number of bits width, where the number of this is equal to the number of globals, a column output or suspiring the number of this in persist in a second and other characters and the interest of the computer of the color of the colored country of the characters of the number of pixels and complete one of bits in the matrix of a complete row of this to the column output. Amongs of the complete one of bits in the matrix in excepting the complete one of bits in the matrix in function of the complete one of bits in the column output. Mamony for the chief circuity is for example any of the electronic memories evaluable on the market including but not timiled to ROMs, PROMs, EEPROMs, EEPROMs, PAMs, etc.

ited to ROMA, PROMA, EPPROMA, EAPROMA, RAMA, etc...

sequent information is generally expelled to the LED three circuity memory by way of a data injust and the school is a predestimated location by means of an actives expelled to the actives to public to be actived to public to be actived to public to the actives acquired to the LED display is complete ow at a time threat to be actived to the top the temporary and transmit to the temporary and transmit to the temporary and the temporary and the temporary and the services of the temporary and the services of the temporary and the temporary and the temporary and the temporary and the services by a lacintudent or the services the pixel to enth the required amount of light.

There are two backs approaches for energizing the approach tuses with registers. Pleasing the approach tuses with registers. Pleasing the approach tuses with registers. Pleasing the accorde expression, each now or outhern is lack-deally activesed. The circuity required to sequence through

228 A2 2

The addresses is well understood by those stilled in the set and is not included herein for simplicity.

The stiff register takes advertage of the back that report and is not included herein for simplicity.

The stiff register takes advertage for the back that report and the still report and still report and the still report and the

EP 0 809 228 A2

anal A.o. Ng., A., and Nr., and one of C0 through C53 spaties of heren. It will be understood that only two signals and their compliments are used herein because generally a shople chrolic angenerate such signal and its compliment, resulting in further sawing of circulary and chip area. Four individual Its. aspeats and district columns 13 of army 11 are coupled to each column decode select 12, thereby the plurally of column decode select 12, thereby the plurally of column decodes selecthes 12 can address 60 by 4 for a total of 240 columns 13 of army 11. Carlmin decoding selecthes 12 and proposed for use with an IED erray monolith-individual columns of the columns controlled to the columns of the columns that is includes, specifically in reduction in the number of IO terminals and in the energy power designation. The means of active sting columns 13 of army 11 is generally as follows:

Set $C_0=1$ and C_1 through C_{00} to zero, thereby selecting columns 0,2,4 or 6; and

select a specific column 0.2.4 or 6 by providing a high signal to different pairs of A_0 , X_T , A_1 , or X_T (e.g. A_0 , A_1 ; A_0 , X_T ; A_0 , A_1 ; or X_T , X_T).

Set C₀=0, C₁=1 and C₂ through C₃₀ to zero, thereby selecting columns 1.3.5, or 7; and

Set C₀ and C₁ to 0, C_{2} =1 and C₃ through C₅₈ to zero, thereby selecting columns 8, 10, 12, or 14, sto.

It is now evident that this sequence can be maintained for the election of low discrete columns 13 by sections of a data input, Gy horush Cy₀, and activation of address lines A₀, Y₀, A₁, and R₁. Column decoding electrons 12 have characteristics which provide a sequential scanning means to also reduce the array power discipation from the reduced number of

Vide a sequential softman, when any power dissipation from the reduced number of chip I/O courte.

Also Blastrated in FIO. 1 is a plurality of row decoder ewitches 15, each with an individual data line of a phrafty of lipto thats lines Re. § through Play coupled thereto (for a total of 36 row decoder ewitches 15 in this embody lines). For existing the second restriction is a first of 18 row decoder ewitch and distinct Courted in the second restriction in the second restriction of t

by row address lines B_0 , B_0 , B_1 , and \overline{B}_T . The means of addressing rows 14 of array 11 is generally as follows:

Set Ro-1 and R., through R₂₅ to zero, thereby rows 0.2.4, or 6 are selected; and select 4.5 pecific row 0.2.4, or 6 by providing a high signal to different pairs of B₀. B₀, a By providing a high signal to different pairs of B₀. B₀, a By B₁ (S. B₀), a By B₁ (S. B₁), and B₁ (S. B₁), and B₂ (S. B₁), a By B₁ (S. B₁), a By B₂ (S. B₁), and B₂ (S. B₂), and B₁ (S. B₁), and B₂ (S. B₂), and B₂

Sulf N₂ and R₂-0. T₁, and R₂ through R₃ to the common through R₃ to the common and t

1" or a "C", with column decodes witch 12, selected by a high data signed C, provided by the programmable power supply.

Reterring to such table 30, it should spain be noted that A, and A, are a complementary signals and A, and A, and A, are a complementary signals and A, and A, and A, are a stable to the level. A first complementary signals are the stable to level. A first complementary signals are the signal color of column could 16, not have the input 0, at a logic high level, A, and A, are at a logic tow level and Ag and Ay are at a logic high level, she learning now to a second row 32 in such table 30, which illustrates the logic signals required to the selection of column chart 17, the input C, is still at a logic high level, with A, and A, being a logic low level and Ag and A, being a logic low level and A being a logic high level, with high level, with high level, and A, being a logic low level. Finally, in a bornin now 4 in Invite table 30, which illustrates the logic signals required for the selection of column chart 10, the level and A, being a logic high level, with A, and A, being a logic bright level, with A, and A, being a logic bright level and A, and A, being a logic bright level. With little 30, which illustrates the logic signals required for the selection of column chart 17, the level A, being a logic bright level. A logic high level, with A, and A, being a logic bright level and A, and A, and A, being a logic bright level and A, and A, and A, being a logic high level and A, and A, and A, being a logic high level and A, and A, and A, and A, being a logic high level and A, and A, and A, and A, being a logic high level and A, and A, and A, and A, being a logic high level and A, and A, and A, and A, and A, and A, being a logic high level level and A, being a logic high level level by the and A, and A,

and \$\vec{17}\$. Output \$\vec{1}\$, is electrically connected to a current sink by means of the programmable current sink and, when connected, destignated a 1 in the circuit logic. With sections significant bequal \$\vec{1}\$, and it is a designation by a 1 in trush table 40, the variation of inputs from the activess lines determines which of the rows attached to decoder switch 13, will be activated. As described in conjunction with 1 with table 30 of \$\vec{1}\$10, 3, as the boar rows 41 through 44 of truth table 40 Bustrate the logic required for the selection of the boar rows of army 10 associated with the particular decoder switch 15.

the logic research army 10 secondard with the particular observable.

15s,
Turning now to FIQL 5, a single column circuit 50 of so decoder switch 12 is Business schematically. As will be explained in more detail presently, each column decoder ewitch 12 includes our column circuit 50. Column circuit 50 includes two field effect translators.

11

(FTg) S2 and S3 connected in series between pro-premisable power supply 64 and a specific column of array 11. In his specific archoriment, programmable power supply 54 is coupled to the input of selected column decodes extreme 12 as distal size IIIC, III his specific column circuit, address line A₁ is connected to the gas of FET S2. FET S2 couples a 5 volt potential, pro-vided by means of programmable power supply 54, to accord FET S3 when a high logic level is present on address line A₁ FET S2 does not couple he 5 volt potential to FET S3 when address signal A₂ is a low logic level.

Address line A₁ is connected to the gate of FET S3

second FET S3 when a right logic even as preserve a drives the Ap. FET S2 does not occupie the 5 with potential to FET S3 when address singual A₀ is a tow look level.

Address line A₁ is connected to the gens of FET S3 through two level shifting diodes 25 and 55, which are connected in series with address line A₁. Level sind of FET S3 brough two level shifting diodes 25 and 55, which are connected in series with address line A₁. Level shifting diodes of FET S3, with MESFET draults, level shifting diodes of FET S3, with MESFET draults, level shifting diodes 55 and 56 are used to prevent a MESFET gate from 1 being driven into lorwest bless. As illustrated, field effect transistor S3 conducts when address line A₁ as at a high level and couples the 5 volt potential from FET S2 to the associated column of array 11, illustrated as terminal S7. A low logic level on address line A₁ prevents FET S2 to the sociated column of array 11, illustrated, level as terminal S7. A low logic level on address line A₁ prevents FET S2 to the conduct a shift is Chine drault oft includes two FETs S2. If the conduct a shift is Chine drault oft includes two FETs S2 to mo conducts and the Chine drault oft includes two FETs S2 to mo conduct a shift is Chine drault oft includes two FETs S2 to complete for decrease and the Chine drault oft includes two FETs S2 to mo conduct and the S2 which address line B₁ applies a logic high level signal to unreal sink 64. Owners sink 64 accupled to the input of selected row decoder switches 15 as data signal R₁, FET S2 couples the associated one of array 11 to FET S3 when address line B₁ anyplies a logic high level signal to the gate. Address line B₂ applies a logic high level signal to the gate. Address line B₁ anyplies a logic high level signal to the gate. Address line B₂ anyples a logic high level signal to the gate. Address line B₂ and the secondard one of array 11 to current sink 64 owers like any any any and a secondard one of array 11 to current sink 64 owers like any an

to activate the plurality of columns and rows of LED draw yry 11. This figure flustrates the four LED draw army 11. This figure flustrates the four LED draw army 11. This figure flustrates the four LED draw army 11. This figure flustrates the column decoder within 12 contents the columns by connecting programmatic power source 54 to the addressed column, with a connected power flustrate that the Columns of the connected is programmatic power flustrates that the connected is programmatic power flustrates of flustrates as a block 720, or by otherwise completing a circuit to programmatic power source 54. Similarly, row circuit 50 is connected to programmatic current sink 64. On data time 6, by a switch or circuit within programmatic power source 54. Similarly, row circuit 50 is connected to programmatic current sink 64. In different source 54. Similarly, row circuit 50 is connected to programmatic current sink 64. In addition to being programmatic current sink 64. In addition to being programmatic source sink 64. In addition to because automatically through 8 professional signals on data flustrated as a single LED into the same substrate. LED surring 61 includes a plurally of the natural source of the connection of the same substrates. LED surring 61 includes a plurally of boyer of source and columns are single LED onto the same substrate. LED surring 61 includes a plurally of looped and undepend and plural site systems 64. As the strate of the epitural site systems 64. As the strate of the epitural site systems 64. As the strate of the epitural site systems 64. As the strate of the epitural site systems 64. As the strate of the epitural site systems 64. As the strate of the epitural site systems 64. As the strate of th

EP 0 809 228 A2

228 A2

FIG. 8 except that it is labricated by adding additional aphanals beyon on LED erroy 150, from LED erroy 150 to FET 122, during the device labrication so that propared out distincts in less of a professor.

Accordingly, methods of menufacturing deplayer and appealing load displayers that the service data drivers and with leser I/O terminals have been disclosed. Also disclosed an even and improved driver matrices of light emitting devices and uppealingly methods using digital data drivers and septically, mentions of light emitting devices are and, specialized, mentions of light emitting devices and uppealing the services and the services. Also disclosed and labricate displayers and better than the services are displayed and which are less experiency, emitter, and caster to mentionate displayers and which are less experiency, emitter, and caster to mentionate decoding ewitches for column and row selection in LED display which histories decoding ewitches for column end row selection in the monotificial integrated arms with substantially reduced I/O terminal count for column end row selection in LED display can be provided with only one of the assembly of row or column (Please are of course later-changeste) decoding emitthes can be replaced with mornal hardwised consections, some term of decoding, as this register, or the like.

With a programmatic power expely and a programmate current sink, the number of devices used for a decoding extract consection, some term of decoding column and the second of MEDITE such bower than that obtained from an army without programmatic current sink.

much lower than that cooleans much a larry would be programmable current size. At the column decoding settlates have common actress time, As a result, the column can be according and active the much actress time, As a result, the column can be according as not where is the number of columns at once depending on the input power supply from a driver. All the now decoding settlates have common address fines, As a result nows can be scarred sequentified or as mid-where his the number of rows at once depending on the state of a programmable current eith. Each with his control of prevent a MESFST gate from being driven into brivated bias are placed in a CAICS driver to supply the decoding evidan sequential examination in the coloring evidant sequential examination activates. The interest invention that country reduces the prover consumption of the LED integrated circuit. By mondifficin integration of a low power decoding settlate to activate the LED arriy is 11 wests compared to 36 millivers to a decode reduction of I/O terminate, from 354 to 104 is a great reduction of I/O terminate, from 354 to 104 is a great improvement over the LED arriy without this integration of decoding setches.

**Virolas monditions and changes to the embodiments herein chosen for purposes of Bustration will

EP 0 809 228 A2 11 EP 0 809 :
readily occur to those skilled in the art. For example, the
integrated circuit can be formed in any convenient senincorductor material system or in any convenient organic
system. Also, the LED earny and entitubes can be
stated functions. Further, a variety of offere can be
stated functions. Further, a variety of offere stilight entiting devices may be utilized and storicated in a variety
of somewhat modified ent/or intenthergoid stops.
The foregoing is given by way of example only.
Other modifications and varietions may be made by
those skilled in the art without departing from the scope
of the invention as defined by the tollowing claims.
Hering half ofecerboid and disclosed the present
invention and preferred embodiment thereof in such
clear and conclusion terms so to make those skilled in the
state of the state of the state of the state of the state
of the state of the state of the state of the state
of the state of the

12

each associated column data lead coupled to one each of the column decoding switches (12) for selecting a column decoding switch (12) when an activating signel is suppled to an associated column data lead (CO - CS9).

A citive device and matrix of light emitting devices as claimed in claim 2 further characterized in that light emitting devices (70) Include one of organic light emitting devices, emiconductor light emitting devices and liquid crystal devices.

A chive device and matrix of light emitting devices as claimed in claim 1 further characterized in that each of the plurality of column decode emitthes (12) includes a first transistor (22) with curried car-pying electrosis forming first and second current carrying terminals of the column decode switch (12), and a control descroot.

A drive device and martix of light emitting devices as claims in claim 3 further characterized in that each of the plurality of column decode witchness (12) further includes a second translator (53) with a first current carrying electrode connected to the second current carrying terminal of the first streation (12), a second current carrying terminal of the first streation (12), a second current carrying terminal, epulvality of dodes (35, 56), and a control electrode.

A drive device and matrix of light emitting devices as delened in claim 4 further characterized in that each of the plansity of column decode sections (12) includes a first of the plurality of column actions lines (Ao - A1) coupled to the control electronic of the first translator (52) and a second of the plurality of column actions free (AO - A1) coupled to the control electrode of the second translator.

A chive device and maintx of light emitting devices as claimed in claim 1 further characterized in that such of the plumity of one decode emittaine (15) includes a tinst transistor (62) with current carrying electrodes braining (rest and second current carrying terminate of the row decode emitted (15), and a control sectrode.

each of the plurality of row decoding exhibits of (15); a plurality of row data leads (Fi0 - F83), one each associated row data leads (Fi0 - F83), one each associated row data lead coupled to one each of the row decoding exhibits (15) for each of the row decoding exhibits (15) the each of the plurality of row decode exhibits (16) when an archivating signal is supplied to an easociated row data lead (Fi0 - F84); a plurality of column (63) other decoded exhibits (12) hering a current carrying terminal country (12) hering a current carrying terminal country (13) of the plurality of columns (13) other of the current carrying exhibits (20) with a first individual columns (13) other of the first translation (63) with a first individual columns (13) outplet to each of the plurality of columns (16) other of the number of Individual columns (13) outplet to each of the plurality of columns (16) other of the current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as a soord current carrying terminal of the first translation (62), as asoord current carrying terminal connected to the current

EP 0 809 228 A2

includes a first of the plurality of row address lines (80 - 81) coupled to the control electrode of the first transistor (62) and a second of the plurality of row address lines (80 - 81) coupled to the control elec-

13

8. A drive device and matrix of light emitting devices as claimed in claim. I further diseased by a programmate voltage searce (54) coupled to the parameter voltage searce (54) coupled to the parally of column data leads (50 - CSS) for supprive power to the selected column decoding selectin (12) and to the associated column (13) and a programmable current aint (64) coupled to the plurality of row data leads (50 - RSS) for supplying a current sink to the selected row decoding selectif (15) and to the associated row (14).

method of addressing a method light emitting wiscos characterized by the steps of wiscos characterized by the steps of wiscos characterized by the steps of the step of the st

(13) coupled to each of the plurality of column decoding eviltables (12); and addressing a specific light emitting device (70) of the matrix (11) by selecting one of Fe through R₁ leach and a combination of E₂, B₃, and B₃ row address free and selecting one of C₂ through R₁, leach and a combination of C₃ through C₃, leach and a combination of C₃ through C₃, leach and accretionation of

A drive device and matrix of light emitting devices


a matrix (11) including a pluratity of light enri-fing devices (70) with such light enriting device (70) having a first contact and a second con-tact, the first contacts being organized into a pluratity of new (14) of first contacts and the second contacts being organized into a plurati-ity of columns (13) of second contacts, and pluratity of row decoding switches (15) and pluratity of row decoding switches (15) and organized the second contacts, and contacts are second contacts.

contects;
a plurality of row address lines (80 - 81), each
coupled to each of the plurality of row decoding
whiches (15) for selecting an addressed one of
the number of Hadrickal rows (14) coupled to
each of the plurality of row decoding evitches


6. 141.

BEST AVAILABLE COPY

EP 0 809 228 A2



EP 0 809 228 A




	COLUMN SELECTED	Āī	A1	Āo	Ao	CN
-3	0	1	0	1	0	1
├ ⋾	1	0	1	1	0	1
- 3.	2	1	0	0	1	1
∖₃	3	0	1	0	1	1

FIG. 3


EP 0 809 228 A

	ROW SELECTED	81	Bı	Bo	Bo	Rn
ŀ4ı	0	1	0	1	0	1
1-42	1	0	1	1	0	1
┝⋪	2	1	0	0	1	1
┝ͷ	3	0	1	0	1	1

∯ FIG. 4





EP 0 809 228 A2



BEST AVAILABLE COPY

EP 0 809 228 A2





EP 0 809 228 A3

EUROPEAN PATENT APPLICATION (12)


(88) Date of publication A3: 03.12.1997 Bulletin 1997/49

(51) Int. Ct.5: G09G 3/32, G09G 3/20

(43) Date of publication A2: 25.11.1997 Bulletin 1997/48

(21) Application number: 97107138.6 (22) Date of filing: 30.04.1997

Midpoint, Alencon Link Basingstoks, Hampshire RG21 7PL (GB)



Printed by Runs Spror (UK) Business Services 2,14 230.4

BEST AVAILABLE COPY

EUROPEAN SEARCH REPORT

EP 97 10 7138

		DERED TO BE RELEVA				
-	Citation of decreased with it	adiades, rhare appropriate,			CLASSIFICATION APPLICATION	ELCLA
A		ENTIA GABH) 26 July	1,2	2,10	60963/32 60963/20	
A	* abstract: figure	1 CHUH-HUI) 4 July 19 1 - - column 4, line 32		-8,16		
A	WO 94 16428 A (YUER 21 July 1994 * abstract; figures	FOONG YU H K CO LTD)	1,:	18		
					TECHOCAL P	OF CT OF
,					G89G	
				į		
	The present provide respect has		4			
	Liv hamp toke about me	Date of Administrative of the same	-			
	THE HAGUE	23 September		Var	Roost, L	
4:5	CATEGORY OF CITED DOCUME released of when allow released or content of the se- ment of the same original technical industrial	E : earlier pain after the fit D : ferminent L : ferminent :	ŠĒ		timedes Salad Sa, or Salad Sa, or	